



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/922,950	08/07/2001	Manabu Koga	AMA.040	9509
21254	7590	12/20/2005	EXAMINER	
MCGINN INTELLECTUAL PROPERTY LAW GROUP, PLLC 8321 OLD COURTHOUSE ROAD SUITE 200 VIENNA, VA 22182-3817			DOAN, DUC T	
			ART UNIT	PAPER NUMBER
			2188	

DATE MAILED: 12/20/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

## Office Action Summary

Application No.

09/922,950

Applicant(s)

KOGA, MANABU

Examiner

Duc T. Doan

Art Unit

2188

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 28 November 2005.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-18 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☒ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☐ Claim(s) 1-7, 11-14, 18 is/are rejected.
- 7) ☐ Claim(s) 8-10 and 15-17 is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_.
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: \_\_\_\_\_.

***DETAIL ACTION***

***Status of Claims***

***Response to Amendment***

Claims 1-18 have been presented for examination in this application. In response to the last Office Action, claim 1 has been amended. The specification has been amended. As a result, claims 1-18 are now pending in this application.

Claims 1-7,11-14,18 are rejected.

Claims 8-10,15-17 are objected to.

All rejections and objections not explicitly repeated below are withdrawn.

The applicant's remarks and amendment to the specification and/or the claims were considered with the results that follow.

***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 1-7,11-14,18 rejected under 35 U.S.C. 103(a) as being unpatentable over APA in view of Kurafuji et al (US 6584528) and Virajpet et al (US 6480948).

As for claim 1, APA describes a microcomputer comprising: a central processing unit (APA's Fig 1: #42); a data bus electrically connected to said central processing unit (APA's Fig 1: #43); a cache (APA's Fig 1: #47); the claim further recites a command bus electrically connected to said cache and said central processing unit and separated from said data bus; and a memory electrically connected to said command bus, said memory storing an interruption handling routine therein; APA does not describe the claim's detail of the command bus.

However, Kurafuji's describes a processor system with processor, cache, memory. Two separate buses connected to the processor. The bus #7 connects processor cache and memory. (Mayer's Fig 1: #1 processor, #7 command bus, #8 data bus, #4 command memory corresponds to the claim's cache, #5 command/data memory corresponds to the claim's memory). It would have been obvious to one of ordinary skill in the art at the time of invention to include the memories (cache and memory) topology with two separated buses as suggested by Kurafuji in APA's system to allow for the processor to perform two operations in parallel thereby improving the throughput of the system (Kurafuji's column 1 lines 28-33). APA and Kurafuji do not describes the claim's aspect of interrupt code. However Virajpet describes a memory utilized for storing an interrupt code (Virajpet's column 3, lines 18-26). It would have been obvious to one of ordinary skill in the art at the time of invention to include the memory storing an interrupt code as suggested by Virajpet in APA's system to allow a quick access to the interrupt code [Thus, accesses for interrupt vectors or interrupt code will be to a relatively fast SRAM memory device

instead of a relatively slower non-volatile memory device (e.g., to external ROM). Also, interrupt vector code can be changed during normal operation; Virajpet's column 3, lines 23-28].

As for claims 2-3, Virajpet describes wherein a program is written into said memory by switching memory maps when said microcomputer is turned on (Virajpet's column 4, lines 24-36]; wherein said memory is comprised of a random access memory (RAM) (Virajpet's column 4, lines 24-25).

As for claim 4, the rationale in the rejection of claim 1 is incorporated herein. APA describes first, second, third buses: a bus electrically connected to said central processing unit through a said first bus (APA's Fig 1: #48); a command cache electrically connected to said central processing unit through said second bus (APA's Fig 1: #45) and to said bus controller through a third bus (APA's Fig 1: #46);

The claim further recites a command memory electrically connected to said second bus through a said fourth bus, and for storing an interruption handling routine therein. APA does not describe the claim's detail of connecting the command memory. However, Kurafuji's Fig 1 clearly shows the bus (Mayer's Fig 1: #7) connecting the processor and command memory (Mayer's Fig 1: #1 and #4) that corresponds to the claim's second bus segment; and the bus segment connecting the command data memory to the bus Fig 1: #7 that corresponds to the claim's fourth bus segment.

As for claim 6, APA describes wherein said central processing unit, if said command cache stores a command to be executed by said central processing unit, reads said command out of said command cache, and executes the thus read-out command, and if said command cache does not store a command to be executed by said central processing unit, reads a command out of said external memory, and executes the thus read-out command (APA's page 1, lines 27-29).

As for claims 7,11-12, APA does not describe the claims' detail of the command memory. However Virajpet describes as follows:

As for claim 7, Virajpet describes wherein said central processing unit reads a command out of said command memory, and executes said interruption handling routine, when interruption occurs (Virajpet's column 3, lines 17-25).

As for claim 11, Virajpet describes an internal register, and wherein memory maps are switched by said internal register (Virejpet's column 4, lines 36-40).

As for claim 12, Virajpet describes wherein said memory is comprised of a random access memory (RAM) (Virajpet's column 3, lines 20-25).

As for claim 13, APA describes wherein said cache comprises a command cache (Fig 1: #47).

As for claim 14, APA describes a bus adapted to be connected to an external memory storing a program to be executed by said microcomputer (Fig 1: #44).

Claim 18 rejected based on the same rationale as in claim 6.

Claim 5 rejected under 35 U.S.C. 103(a) as being unpatentable over APA in view of Kurafuji et al (US 6584528), Virajpet et al (US 6480948) as applied to claim 4, and further in view of Ueki et al (US 6651152).

As for claim 5, APA describes a memory controller electrically connected to said bus controller through a fifth bus (APA's Fig 1: #48), to an external memory through a seventh bus (APA's Fig 1: #50). The claim further recites to said command memory through a sixth bus (APA's Fig 1: #48). APA and Virajpet do not describe the claim's detail of connecting between

Art Unit: 2188

the memory controller and the internal memory (corresponds to the claim's command memory). However Ueki describes a connecting (Fig 2: #28) between an external device controller (Fig 2: #50) and an sram (Fig 2: #5). It would have been obvious to one of ordinary skill in the art at the time of invention to include the connecting as suggested by Ueki in APA's system to have a direct path from the external device to the sram [The microcomputer can input/output data via DLC 50 with respect to register group 3, DRAM 4 and SRAM 5, in addition to flash memory 6; Ueki's column 2, lines 43-45].

#### ***Allowable Subject Matter***

Claims 8-10,15-17 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

#### ***Conclusion***

When responding to the office action, Applicant is advised to provide the examiner with the line numbers and page numbers in the application and/or references cited to assist examiner to locate the appropriate paragraphs.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Duc T. Doan whose telephone number is 571-272-4171. The examiner can normally be reached on M-F 8:00 AM 05:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mano Padmanabhan can be reached on 571-272-4210. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

*Mano Padmanabhan*  
*12/15/05*

**MANO PADMANABHAN  
SUPERVISORY PATENT EXAMINER**